
Kingtronics[®] International Company

Website: www.kingtronics.com Email: info@kingtronics.com Tel: (852) 8106 7033 Fax: (852) 8106 7099



Capacitance and Capacitance Tolerance

Different circuit needs different capacitance and capacitance tolerance. So the selection of capacitance is depended on the need of customers.

■ Dielectric Material Type of Capacitor

-NPO : The capacitor of this kind dielectric material is considered as Class I capacitor, including general capacitor and high frequency NPO capacitor. The electrical properties of NPO capacitor are the most stable one and have little change with temperature, voltage and time. They are suited for applications where low-losses and high-stability are required, such as filters, oscillators, and timing circuits. - X7R, X5R : X7R, X5R material is a kind of material has high dielectric constant. The capacitor made of this kind material is considered as Class II capacitor whose capacitance is higher than that of class I . These capacitors are classified as having a semi-stable temperature characteristic and used over a wide temperature range, such in these kinds of circuits, DC-blocking, decoupling, bypassing, frequency discriminating etc.

-Y5V : The capacitor made of this kind of material is the highest dielectric constant of all ceramic capacitors. They are used over a moderate temperature range in application where high capacitance is required because of its unstable temperature coefficient, but where moderate losses and capacitance changes can be tolerated. Its capacitance and dissipation factors are sensible to measuring conditions, such as temperature and voltage, etc.

Temperature Range

NPO/ X7R: -55~125°C X5R: -55~85°C Y5V: -30~85°C

Voltage

16, 25, 50, 63 VDC.

Capacitance

 $0.5 pF \sim 10 uF$

Terminations

Tin / Nickel

■ **Tolerance** ±0.1pF, +80 ~ -20%

Packing

Tape and Reel (0402, 0603, 0805, 1206, 1210, 1812, 2220)

■ Dielectric & Values

NPO X7R Y5V Z5U consult product pages of catalog for cap ranges and voltage rating

LKT

Low Voltage Multilayer Chip Ceramic

Capacitor

How To Order

<u>LKT</u>	<u>0805</u>	<u>N</u>	<u>102</u>	<u>J</u>	<u>500</u>	<u>R</u>
<u>Series</u>	<u>1.</u>	<u>2.</u>	<u>3.</u>	<u>4.</u>	<u>5.</u>	<u>6</u>

NOTE:

1. Dimensions

Size Code	0402	0603	0805	1206
LxW (inch)	0.04x0.02	0.06x0.03	0.08x0.05	0.12x0.06

2. Dielectric Style

Dielectric Code	Ν	В	Х	F
Dielectric material	NPO	X7R	X5R	Y5V

3. Nominal Capacitance

102	10X10 ²	
0R5	0.5	
1R0	1.0	Note : First two digits are significant; third digit denotes number of zeros; R = decimal.
224	22X10 ⁴	

4. Capacitance Tolerance

Code	С	D	J	K	М	Z
Tolerance	±0.25pF	±0.5pF	±5.0%	±10%	±20%	+80% -20%

5. Rated Voltage

Express	160	250	500
Method	100	230	500
Actual	$16V^0$	25V ⁰	$50V^0$
Value	10V	23 V	3U V

6. Pb

Code	R
Pb	RoHS

Unit : pF

LKT

Low Voltage Multilayer Chip Ceramic

Capacitor

Specification and Test Condition:

1. Appearance

Dielectrics	Specification	Testing Condition
NPO/X7R/X5R/Y5V	No defects or abnormalities	Visual inspection

2. Dimensions

Dielectrics	Specification	Testing Condition			
NPO/X7R/X5R/Y5V	Within the specified dimensions	Using calipers on micrometer			

3. Capacitance

Dielectrics	Specification	Testing Condition
NPO	Within the specified tolerance B:±0.1pF;C:±0.25pF;D:±0.5pF;J: ±5%	1.0±0.2Vrms, 1MHz±10% (C>1000 pF, 1.0±0.2Vrms, 1KHz±10% ,) 25℃
X7R/X5R	Within the specified tolerance J: ±5% ; K: ±10% ; M: ±20%	1.0±0.2Vrms, 1KHz±10% (Cp > 10uF,0.5±0.1Vrms,120±24Hz) at 25°C,48hrs after annealing
Y5V	Within the specified tolerance M: $\pm 20\%$; Z: $\pm 80\% \sim -20\%$	1.0±0.2Vrms, 1KHz±10% (Cp>10uF,0.5±0.1Vrms,120±24Hz) at 25°C, 48hrs after annealing

4. Dissipation Factor

Dielectrics	Specification	Testing Condition
NPO	Cp<30pF, Q≥400+20Cp;	1.0±0.2Vrms,1MHz±10% ,25°C
NI O	Cp≥30pF, Q≥1000	(Cp>1000pF,1.0±0.2Vrms,1KHz±10%)
	$V_{R} \ge 25V, DF \le 2.5\%$	1.0±0.2Vrms, 1KHz±10%,
X7R/X5R	$V_{R} = 16V, DF \le 3.5\%$	(Cp>10uF,0.5±0.1Vrms,120±24Hz)
	$V_{R} \le 10V, DF \le 5.0\%$	at 25°C,48hrs after annealing
	$V_R \ge 25V$, DF $\le 7.0\%$ (C $\le 1.0\mu$ F)	1.0±0.2Vrms, 1KHz±10%,
Y5V	DF $\leq 9.0\%$ (C $\geq 1.0\mu$ F)	$(Cp > 10uF, 0.5\pm 0.1Vrms, 120\pm 24Hz)$
	$V_{\rm R} = 16V, DF \le 9.0\%$	at 25° C,48hrs after annealing
	$V_{\rm R} \le 10V, DF \le 12.5\%$	

5. Insulation Resistance

Dielectrics	Specification	Testing Condition
NPO/X7R/	More than 10 G Ω or 500 Ω ·F, whichever is	Rated voltage for 60 ± 5 sec, at 25° C
X5R/Y5V	smaller.	Kated voltage for 00±5set, at 25 C

6. Dielectric Strength

Dielectrics	Specification	Testing Condition
NPO /X7R/X5R/Y5V	No defects or abnormalities.	No failure shall be observed when 300% (NPO);250% (X7R/ X5R/Y5V)of the rated voltage is applied between terminations for 1 to 5 seconds, provided the charge /discharge current is less than 500mA

LKT

Low Voltage Multilayer Chip Ceramic

Capacitor

7. Temperature Coeff Dielectrics	Specification	Testing	Condition		
Dielectrics	specification	Testing Condition Measure capacitance under follow table list temperature:			
NPO	Temperature coefficient within ±30ppm/°C	STEP	NPO, X7R	X5R	Y5V
NPO	Cp drift within $\pm 0.2\%$ or ± 0.05 pF	1	25 ±2	25 ±2	25 ±2
		2	-55±3	-55±3	-30±3
		3	25 ±2	25 ±2	25 ±2
X7R/X5R	Capacitance change within $\pm 15\%$	4	125±3	85±3	85±3
		5	25 ±2	25 ±2	25 ±2
Y5V	Capacitance change within +22%, -82%	 1) NPO The capacitance drift is calculated by dividing the differences between the maximum and minimum measured values in the step 1,3 and 5. The temperature coefficient is determined using the Capacitance measured in step 3 as a reference. 2) X7R,X5R and Y5V The ranges of capacitance change compared within the above 25°C value over the temperature ranges shall be within the specified ranges. 			

8. Adhesion

Dielectrics	Specification	Testing Condition
NPO X7R/X5R Y5V	No removal of the terminations or other defect shall occur.	The pressurizing force shall be 10N (=1000g*f) and the duration of application shall be 10±1sec.
		Chip cross-section

9. Solderability of Termination

Dielectrics	Specification	Testing Condition
NPO X7R/X5R Y5V	95% min. coverage of both terminal electrodes and less than 5% have pin holes or rough spots.	

10. Resistance to leaching

Dielectrics	Specification	Testing Condition
NPO X7R/X5R Y5V	95% min. coverage of both terminal electrodes and less than 5% have pin holes or rough spots. No remarkable visual damage.	

Email: info@kingtronics.com Tel: (852) 8106 7033 Fax: (852) 8106 7099 Website: www.kingtronics.com

LKT

Low Voltage Multilayer Chip Ceramic

Capacitor

11. Bending		
Dielectrics	Specification	Testing Condition
NPO	No remarkable visual damage Cp change $\leq \pm 5\%$ or ≤ 0.5 pF	Solder the capacitor on testing substrate and put it on testing stand. The middle part of substrate shall
X7R/X5R	No remarkable visual damage Cp change $\leq \pm 12.5\%$	successively be pressurized by pressuring rod at a rated of about 1.0mm/sec. Until the deflection become means of the 1.0mm.
Y5V	No remarkable visual damage Cp change $\leq \pm 30\%$	Capacitance meter 45 45

12. Resistance to Sol	dering Heat	
Dielectrics	Specification	Testing Condition
NPO	No remarkable visual damage Cp change within $\pm 2.5\%$ or ± 0.25 pF, whichever is larger. DF meets initial standard value. IR meets initial standard value.	Soldering temperature: $270\pm5^{\circ}$ C Preheating: $120\sim150^{\circ}$ C 60sec. Dipping time: 10 ± 1 seconds. Measurement to be made after being kept at room
X7R/X5R	No remarkable visual damage Cn change within $\pm 5\%$	temperature for 24±2 (COG) or 48±4(X7R ,X5R, Y5V hours. Recovery for the following period under the standar condition after test.
Y5V	No remarkable visual damage Cp change within ±20% DF meets initial standard value. IR meets initial standard value.	*Initial measurement for high dielectric constant type Perform a heat treatment at 140~150°C for 1hr and let sit for 48±4hrs at room temperature. Perform the initial measurement.

13. Temperature Cycle

Dielectrics	Specification	Testing	Testing Condition			
		To perf	To perform 5 cycles of the stated environment:			
	No remarkable visual damage	Step	Temperature	Time		
NPO	Cp change within $\pm 2.5\%$ or ± 0.25 pF,	1	Min. operating Temp.+0/-3°C	30min		
	whichever is larger.	2	25°C	2~3 min		
		3	Max. operating Temp.+0/-3°C	30 min		
		4	25°C	2~3 min		
X7R/X5R	No remarkable visual damage Cp change within $\pm 7.5\%$	Measurement to be made after being kept at room temperature for 24±2hrs (COG) or 48±4hrs (X7R, X5F Y5V) at room temperature, then measure. *Initial measurement for high dielectric constant type Perform a heat treatment at 140~150°C for 1hr and let s for 48±4hrs at room temperature. Perform the initial measurement.				

LKT

Low Voltage Multilayer Chip Ceramic

Capacitor

14. Moisture Resistance ,steady state

1		
Dielectrics	Specification	Testing Condition
NPO	No remarkable visual damage Cp change within $\pm 5\%$ or $\pm 0.5 \text{pF}$, whichever is larger. Cp<10pF, Q \geq 200+10Cp; IO \leq Cp<30pF, Q \geq 275+2.5Cp Cp \geq 30pF, Q \geq 350 R*C \geq 1000M Ω or 50 Ω ·F, whichever is smaller	Test temperature: 40±2°C Humidity: 90~95% RH Testing time: 500 ±12hrs Measurement to be made after being kept at room
X7R/X5R	Cp change within $\pm 12.5\%$ DF: Not more than 2 times of initial value R*C $\geq 1000M\Omega$ or 50Ω ·F, whichever is smaller	temperature for 24±2hrs (COG) or 48±4hrs (X7R, X5R, Y5V) *Initial measurement for high dielectric constant type
Y5V	No remarkable visual damage Cp change within $\pm 30\%$ DF: Not more than 1.5 times of initial value R*C $\geq 1000M\Omega$ or 50Ω ·F, whichever is smaller	Perform a heat treatment at 140~150°C for 1hr and let sit for 48±4hrs at room temperature. Perform the initial measurement.

Dielectrics	Specification	Testing Condition
NPO	No remarkable visual damage Cp change $\leq \pm 7.5\%$ or ± 0.75 pF, whichever is larger. Cp ≤ 30 pF, Q $\geq 100+10/3$ * Cp Cp ≥ 30 pF, Q ≥ 200 R*C ≥ 500 M Ω or 25 Ω ·F, whichever is smaller	Test temperature: 40±2°C Humidity: 90~95% RH Voltage: 100% of the rated voltage Testing time: 500 ±12hrs
X7R/X5R	No remarkable visual damage Cp change $\leq \pm 12.5\%$ DF: Not more than 2 times of initial value R*C $\geq 500M\Omega$ or $25\Omega \cdot F$, whichever is smaller	Measurement to be made after being kept at room temperature for 24±2hrs (COG) or 48±4hrs (X7R, X5R, Y5V)
Y5V	No remarkable visual damage Cp change $\leq \pm 30\%$ DF: Not more than 1.5 times of initial value R*C $\geq 500M\Omega$ or 25Ω ·F , whichever is smaller	*Apply the rated DC voltage for 1 hour at 40±2°C. Remove and let sit for 48±4hrs at room temperature. Perform the initial measurement.

16. Life Test

Dielectrics	Specification	Testing Condition
NPO	No remarkable visual damage Cp change $\leq \pm 3\%$ or ± 0.3 pF, whichever is larger. Q ≥ 350 (Cp ≥ 30 PF) Q $\geq 275+(2.5*$ Cp) (10 pF \leq Cp < 30 PF) Q $\geq 200+10*$ Cp (Cp < 10 PF) R*C ≥ 1000 M Ω or $50\Omega \cdot$ F, whichever is smaller	Test temperature: Max. Operating Temp. ±3°C Voltage: 200% of the rated voltage Testing time: 1000 hrs
X7R/X5R	No remarkable visual damage Cp change $\leq \pm 12.5\%$ DF:Not more than 2 times of initial value R*C $\geq 1000M\Omega$ or 50Ω ·F, whichever is smaller	Measurement to be made after being kept at room temperature for 24±2hrs (COG) or 48±4hrs (X7R, X5R,Y5V)
Y5V	No remarkable visual damage Cp change $\leq \pm 30\%$ DF:Not more than 1.5 times of initial value R*C $\geq 1000M\Omega$ or 50Ω ·F, whichever is smaller	*Initial measurement for high dielectric constant type Apply 200% of the rated DC voltage for one hour at the maximum operating temperature ±3°C. Remove and let sit for 48±4hrs at room temperature. Perform the initial measurement

LKT

Low Voltage Multilayer Chip Ceramic

Capacitor

Packing

1. Tape Packing


Paper Tape: Standard taping (8mm paper width) suitable to 0603,0805,4Kpcs/reel

To 0402, 10Kpcs/reel.

Plastic Tape: Suitable 0805, 1206 sizes, for chip thickness over 0.95 mm, 4Kpcs/reel


or 3Kpcs/reel are available.

2. Dimensions of Packing Paper:



Туре	А	В	С	D	Т
0402	0.65±0.10	1.15±0.10	2.0±0.05	2.0±0.05	0.8max
0603	1.05±0.10	1.85±0.10	4.0±0.10	2.0±0.10	1.1max
0805	1.55±0.15	2.3±0.15	4.0±0.10	2.0±0.10	1.1max
1206	1.95±0.15	3.5±0.15	4.0±0.10	2.0±0.10	1.1max

3. Dimensions of Embossed Packing




A: 1.95±0.20 B: 3.50±0.20 (1206)

LKT


Low Voltage Multilayer Chip Ceramic

Capacitor

4. Dimensions of Reel:



5. Taping Figure



6. Taping Method

① Tapes for capacitors are wound clockwise. The sprocket holes are to the right as the tape is pulled toward the user.

⁽²⁾ The top tape and base tape are not attached at the end of the tape for a minimum of 5 pitches.

3 Part of the leader and part of the empty tape shall be attached to the end of the tape as follows.

(4)Missing capacitors number within 0.1% of the number per reel or 1pc, whichever is greater, and are not continuous.

^⑤The top tape and bottom tape shall not protrude beyond the edges of the tape and shall not cover sprocket holes.

⁽⁶⁾Cumulative tolerance of sprocket holes, 10 pitches: ±0.3mm.

 \bigcirc Peeling off force: 0.1 to 0.6N in the direction shown down.

